Interrupt Response Time
The ATtiny13 datasheet section 4.7.1, under the heading "Interrupt Response Time", says, "The interrupt execution response for all the enabled AVR interrupts is four clock cycles minimum. After four clock cycles the Program Vector address for the actual interrupt handling routine is executed. [...] The vector is normally a jump to the interrupt routine, and this jump takes three clock cycles. [...] If an interrupt occurs when the MCU is in sleep mode, the interrupt execution response time is increased by four clock cycles."
While section 4.7.1 is reasonably detailed, it has one significant error, and another important omission. The error is the sentence, "The vector is normally a jump to the interrupt routine, and this jump takes three clock cycles". All AVRs with less than 8KB of flash, like the ATtiny13, have no jump instruction. They only have a relative jump "rjmp", which takes two clock cycles. This is obviously a copy/paste error from the datasheet of an AVR with more than 8KB of flash. Anyone familiar with the AVR instruction set would likely catch this simple error. The omission from section 4.7.1 is much harder to recognize until you carefully examine section 9.2 and figure 9-1 in the datasheet.
Figure 9-1 shows a circuit which appears to add a latency of two clock cycles to pin change interrupts. There is no written description for the circuit, and the external interrupt details in section 9.2 of the datasheet state, "Pin change interrupts on PCINT[5:0] are detected asynchronously." Since pin change interrupts can be used to wake the part from power-down sleep mode when all clocks are disabled, they must be detected asynchronously during power-down sleep. To determine when they are detected synchronously requires testing.
To test the interrupt latency I wrote a program in assembler that can generate low pulses of different lengths using PWM. I chose not to write the program in C because I want to be able to measure the interrupt latency down to a single cycle. On the t13, PB1 is the pin for INT0, PCINT1, and OC0B. By using OC0B to generate a low pulse on PB1, I'll be able to trigger INT0 and PCINT1 without any external connections. When the interrupt is triggered, it should take four cycles to execute the code at the interrupt vector. That code is an rjmp to the interrupt function, and that rjmp takes two additional clock cycles. For the best-case latency, the first instruction in the interrupt function will execute six cycles after the interrupt is triggered.
The first instruction of the interrupt function checks the state of the pin that triggered the interrupt (the "sbic" instruction). If the pin is low, it skips the next instruction, then goes into an infinite loop. If the pin is high, it toggles the LED pin. Since the PWM is configured to generate a low pulse, if the pulse has ended before the sbic, the LED will light up to indicate the interrupt response time was too slow. The length of the pulse is one cycle longer than the value stored in OCR0B, which is done at lines 28 and 29. My testing consisted mainly of modifying the OCR0B value, then building and flashing the modified code to the AVR.
As expected INT0 latency is 4 clock cycles from the end of the currently executing instruction. This means that if the interrupt occurs during the first cycle of a call instruction which takes 3 cycles, the interrupt response time will be 6 cycles. For pin change interrupts, the latency is 6 cycles, indicating the synchronizer circuit adds 2 cycles of latency. In idle sleep mode, both INT0 and PCINT latency is 8 cycles, indicating pin change interrupts operate asynchronously when the CPU clock is not running.